| |
|
|
ADIVAsi
SIGNAL INTEGRITY
VERIFICATION
ADIVA's Signal Integrity tool,
ADIVAsi, analyzes the physical layout of Critical Nets in
high-speed Printed Circuit design.
ADIVAsi verifies the signal performance and attributes before the
PCB is built and populated. Save time, material and resources in a
marketplace consisting of high competition for delivering products on
schedule and within budgets
No script writing….no
programming…..no consultants…..no dedicated support personnel
ADIVA
- Developed by PCB Designers for PCB Designers
- Low Cost of Ownership
- Easy to install…Easy to Use…Easy to Maintain
- Be up and running in hours—not days
- Fully Integrated into your CAD System
ADIVAsi
Quickly and easily allows PCB Designers to
verify the performance of
their Design
- Extracts Data and Rules from CAD System: Net
Names, Classes, Diff. Pairs, etc.
- Allows User to create and/or modify Nets,
Classes, Rules etc.
- Full Graphical Design Review & Reporting
- Link Critical Violations to CAD for easy
correction
- Creates Web based Screen Shots in Easy to
Read Table Format
Key Features:
- Loss of Signal Reference / Signal Return Path
Analysis
- Change of Signal Reference to another Plane
- Differential Pair Checking, Edge
AND Broadside
- Via Stub Detection
- EMI Fringe Effect Analysis
- Angled Routing of Nets
- Analyze Nets by Class Lengths, Width, and
Impedance Variance
- Identify Changes in Net Impedance
- Serpentine Net Checking
- High Voltage Analysis
- Crosstalk Verification
|