![]() |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
ADIVA is now offering its Design
Analysis tools as an Internet Service via our secure Internet
portal. The ADIVA tools provide the essential verification step between
the CAD Design Workstation and the Printed Circuit Board Manufacturing
and Assembly industry. Our primary
goal
is to save you time and money. We accomplish this by verifying the integrity
of data output from the CAD system – will each circuit card meet the requirements
of not only manufacturing and assembly but also the intent of the original
circuit design? This task is achieved
through several advanced analysis routines, which include . . . CAD
TO GERBER NETLIST COMPARISON
· Extract netlist from GERBER or ODB++ database
· Extract netlist from CAD database
· Compare netlists GRAPHICALLY
·
Search for netlist differences – GRAPHICALLY display
the problem
· ELIMINATE post fab connectivity problems caused by GERBER data
anomalies through Virtual Manufacturing VIRTUAL
MANUFACTURING
· Review artwork
data…NO ASSUMPTIONS
MADE
· Utilize the ACTUAL
TOOLS
used in Manufacturing – not just CAD data
· Check for signal integrity and manufacturability . . . Annular Ring Composite layer clearance Plane layer copper clearances Non-Plated surfaces Thermal pad attributes Soldermask webbing Copper spacing Soldermask coverage Copper connections Silkscreen
clearances Acute angles Silkscreen text Resist Trap Slivers Solderpaste
coverage Unterminated Traces Fiducial Issues Test Point Analysis Stub Nets Net Gnd Reference
Loss Wandering Nets Component Issues Net Impedance Propagation delay Net Statistics Critical Net Analysis
·
Generate visual and text reports for error and
analysis documentation
·
Link and display data
back to host CAD system Design Analysis Service Form This rule form is designed to show the
selection of checks to be applied and the values intended for each. Net Comparison is an automatic
process. Analysis will report Shorted
and/or Broken nets along with any missing or extra component pins. Design
Rule Tables
· Strike through any design rule not desired for analysis.
· Update any ADIVA value to your value in customer column.
· Contact support@adiva.com
if extra detail is required. ***
The following Performance
Rules can be run on specific nets (such as critical routes) thus reducing
report on unimportant nets. Please
provide separate ASCII file listing net names to check (one net name per
line - wildcards (*) ok). Otherwise report will be
generated for all nets. NET ROUTING and PERFORMANCE
RULES
Rev:
02 PADSTACK RULES
CIRCUIT LAYER RULES
TESTABILITY RULES
Rev: 02
SOLDERPASTE RULES
SILKSCREEN RULES
FINAL STEP
· Zip this form with your Cadence .brd file and ftp to ftp.adiva.com · Zip this form with your Mentor PCB Container and ftp to ftp.adiva.com · This is a secure FTP site. Contact ADIVA directly for login name and password - 703.547.9400 x17.
· Place the data in the “incoming” directory – you won’t be able to
see it once its there for security.
· Then, email to
support@adiva.com
the filename and size and we’ll do the rest.
· If your CAD system is other than Cadence or |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||