### PADS to ADIVA Interface (Quick-Start User Guide)

Adiva Version 9.5

Document: 2/8/2021

Copyright © 2021 – Adiva Corporation

#### Notice

Representations in this User Guide are meant as an overview and quick reference. Full details can be found in the On-Line manuals located at the *ADIVA Corporation* website - www.adiva.com

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means - electronic, mechanical, photocopying, recording, or otherwise - without the prior written permission of *ADIVA Corporation*.

ADIVA Corporation provides this User Guide "as is", without warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. ADIVA Corporation may make improvements and/or changes in the product (s) and/or the program (s) described in this manual at any time and without notice.

Although *ADIVA Corporation* has gone to great effort to verify the integrity of the information herein, this publication could contain technical inaccuracies or typographical errors. Changes are periodically made to the information herein. These changes will be incorporated in new editions of this publication.

## Getting Started...

- Change PADS database units to either MILS or MM.
- Define Gerber filenames and offsets place design origin OUTSIDE of all artwork graphics set artwork "Justification" to "Offset" enter offset value in MILS or MM (see next slide for greater detail)
- Save Gerber file definitions into PADS database and then output Gerber files.
- Define and separate Drill files into individual files, plated holes, non-plated holes, buried-blind vias.
- Define Drill filenames, set report file to be created in design units, set offsets to same as Gerber, save Drill file definitions into PADS database and then output Drill files.
- Create PADS ascii (jobname.asc) database file in V5.0 format, containing All Data, using current design units set above (either MILS or MM <u>not</u> BASIC).

It is VERY important that the .asc file be created after the Gerber and Drill files have been created and their definitions saved in the PADS database in order for the .asc file to contain the filenames and formats created.

ADIVA will be expecting to sync the filenames in the .asc file to match the actual Gerber and Drill filenames.

#### NOTE:

- ALL data files (Gerber and Drill along with the .asc file) MUST be of the same units.
- <u>DO NOT</u> modify any of the manufacturing filenames after they are created by PADS output or they will be out of sync with the .asc file which will impact the layer recognition and assignment function of the **Pads to Adiva Interface.**

## CAM File Offset

Important information regarding data file offsets for Gerber and Drill output

- Adjust the Justification setting in the Options tab for CAM layer setups.
- For a consistent offset for the ADIVA load, The justification option must be set to "offset" and the X Offset: and Y Offset: settings for each layer must match.
- Any other option (in justification) will result in the layers not being aligned when processed.
- Then when going thru the Adiva load, just use the negative equivalent to the PADS offset.

if the offset in Pads (in mils) is X= 1000, Y= 3000 then the offset in Pads to ADIVA Interface would be X= -1000, Y= -3000

# PADS > ADIVA PROCESS

#### Basic Steps from Start to Finish

- Copy Gerber & Drill & .asc files into the same, clean directory
- Start Interface, choose .asc file from the above directory, setup data formats and define any offsets if required
- Verify / Modify Layer Assignments
- Verify Layer Description
- Extract a Netlist from Manufacturing Data
- Perform Netlist Compare using CAD Netlist against Mfg Netlist
- Define Pad and Hole Classes
- Run DRC Checks

### PADS to ADIVA Interface

Copyright © 2021 – Adiva Corporation

If using the Adiva Navigator, select the Mentor Pads Import to start the data import process...



If not using the Adiva Navigator, select the Windows Desktop Shortcut to AdivaPads.

Either action will produce the **Pads to Adiva Interface** dialog on the next page...



Set Drill Data format fields. In this case, Absolute, 2, 4, Trail means....

Absolute coordinate reference

- 2 leading digits
- 4 trailing digits

Trailing zero suppression

Notice the data file offsets are valued in MILS because the .asc file units value is set to Mils. If the .asc file units are in MM, then these data file offsets need to be in MM units.

Also the values are negative to move Gerber/Drill data back to the CAD system XY values

#### NOTE:

These default values can be adjusted to reflect your standard settings.

Located in the %ADIVA\_DATA% directory (default = c:\adiva\data) is a file named **Pads.fmt**. This file contains the settings that appear by default. Contact ADIVA support directly for file modification details.

### Layer Definition Confirmation and Adjust as Needed

Adjust Layer Names as shown...

If it's a **positive** layer internally – call it an **Inner Circuit** If it's a **negative** layer internally – call it a **Plane** 



#### Make sure you check and adjust Drill Layer names (Plated / Non-Plated)



### **Data Conversion Complete**

Copyright © 2021 – Adiva Corporation

#### 🛞 AdivaTools

#### Eile Edit View Window Add Special Macros Analysis Toolkit Signal Integrity Components Help



#### 📃 🎉 🗗 🔎 🔎 🔎 🖉 🖑 🧄 🖨 🗇 👫 🛄 🗰 🖬 💆 🥸 🏹 🦉 SEE TN Description Selection Violation NetCmp Find 🗹 🔲 🔄 📰 1 Top Circuit 2 Inner Circuit Object Information 3 Inner Circuit Type: 4 Inner Circuit 1 Count 5 Inner Circuit Net: 6 Bottom Circuit Ref-Desg Ø, 121 Top Mask Aperture: 122 Bottom Paste Class: 123 Top Paste Layer: 126 Top Marking Separation 128 Bottom Mask XY1: 129 Bottom Marking XY2: XY3: 📃 📃 📃 📕 251 Plated Thru Holes 252 Non Plated Holes Selection Seek Live Selection - Filter Pads All × 🔽 Lines 🔽 Arcs 🔽 Polygons Apertures Classes c25.000000 c8.000000 r13.00000x13.00000 -50.00000x50.00000 16.00000x16.0000 r24.000000x24.00000 ) r30.000000x30.0000 Snap: Off Edge Separation: ¥ ....Gridding ~ ....Gridding Done ....Writing Z:\data\pads\_interface\_demo\pads\_database\_mils.adi ....Writing Done ....Process Finished. X: 0.005606 Ready Mode: Select Units: US Status: Ready Y: -0.002700 Distance:

Database is built and ready for tweaking (if needed) when it says "Process Finished"

Copyright © 2021 – Adiva Corporation

### **Verify Layer Description**



Verify Layer Description Definitions as read and assembled from the .asc file

Choose Layer Description from Special menu

**It is very important** to verify "Type", "Polarity", "Z-Position" (Z-Position value **MUST** be different for each electrical layer)

	🗖 Layer Des	cription						
	Layer	Layer Type		Polarity		Z-Position	Copper Thickness	
	1	Top Circuit	~	Positive	*	0.000000	1.350000	<u>^</u>
	2	Inner Circuit	~	Positive	~	11.350000	1.350000	
	3	Inner Circuit	~	Positive	~	22.700000	1.350000	
	4	Inner Circuit	~	Positive	*	34.050000	1.350000	
	5	Inner Circuit	~	Positive	*	45.400000	1.350000	
Salaat <b>Undata</b>	6	Bottom Circuit	~	Positive	*	56.750000	1.350000	
when complete	121	Top Mask	~					
	122	Bottom Paste	~					
	123	Top Paste	~					
	126	Top Marking	~					
	128	Bottom Mask	*					<u>~</u>
	Update	Cancel						

### Step 5 Database Preparation - Editing

With a built database, there may be several other functions that need to be completed to prepare a design for DRC analysis. These functions may require some light editing of the data. They include....

Layer Alignment Board Outline creation Splitting Non-Plated Holes away from Plated Holes onto their own layer Removing Title Blocks, Coupons, etc

If this is the case, reference the **ADIVA EDITING QUICK-START GUIDE** for details.

Then continue the process of prepping data for analysis....

### **Gerber Netlist Extraction**



When netting of Gerber is complete, "Process Finished" will be displayed in message box

1 e10.000000 2 e5.000000 3 e15.000000 6 e13.000000x13.000000 7 e50.000000x50.000000 8 e16.000000x50.000000 9 r24.000000x24.000000 9 r24.000000x30.00000 ✓      Adding positive objects Writing Nets ( 0 Power/Ground Nets - 788 Signal Nets ) Netting: ** Normal Termination **Process Finished.         Snap:       Off      Netting: ** Normal Termination **Process Finished.	Filter Pads All Lines Arcs Polygo Apertures	ins Classes	の名		
10 r30.000000x30.00000      Adding positive objects         11 rate conception are conceptioned      Writing Nets         Snap:       Off         Separation:       Edge         Deadly       Madey Salest         Madey Salest       Usite: US	1 c10.000000 2 c5.000000 3 c15.000000 4 c25.000000 5 c8.000000 6 r13.000000x13.000000 7 r50.000000x50.000000 8 r16.000000x16.000000 9 r24.000000x24.000000			<u></u>	,, /, , <u>, , , , , , , , , , , , , , , , </u>
Separation: Edge 🗸	10 r30.000000x30.00000		Adding positive object Writing Nets ( 0 Power/Ground Net Netting: ** Normal Te	s :s - 788 Signal Nots ) rmination **Process	Finished.
Mada, Salack Heita, HS Chakua, Daadu	Separation: Edge 🗸				

### Netlist Compare (See the Adiva Netlist Compare Guide for further details of this process)

AdivaTools	the NotCmp teh
<u>File Edit View Window Add Special Macros Analysis Toolkit Sig</u>	the <b>NetChip</b> tab
Selection Violation NetCmp Find	Browse and select the "net.crf" file for this job
Cad Netlist File: a\pads_interface_demo\net.crf Browse	Execute the Net Compare Routine
Net Compare Summary         Unmatched CAD Points:         Duplicate CAD Points:         Broken Nets:         Shorted Nets:         Report File:         Save	AdivaTools         Ele Edit View Window Add Special Macros Analysis Toolkit Sig         Image: Selection Violation NetCmp Find         Net Compare         Cad Netlist File: a\pads_interface_demo\net.crf         Browse         Execute         Net Compare Summary         Unmatched CAD Points: 0         Duplicals CAD Points: 0         Broken Nets: 0         Shorted Nets: 6

#### <u>Step 1:</u> Choose the Summary Item to review

#### Step 2: Scroll to Review Problems and select one to see



Copyright © 2021 - Adiva Corporation



Uncheck All Summary Items to "Exit" Net Compare

### Pad / Hole Definition Adds Pad "FUNCTION" Intelligence to Database

Pad / Hole Definition needed to Identify Pad and Hole types so that various checks can be run accurately

Ile Edit View Window Add Special Custom_Checking	Analysis Toolkit Help	
드 🗳   🎜 다   🔑 🔑 🤌 🔎 🍠 (**) (**)	Pad-Hole-Definition	
	DRC - Pad Stack	
Selection Violation NetCmp Find	DRC - Circuit	
	DRC - Board Edge	
Object Information	DRC - Solder mask	
Туре:	DRC - Silkscreen	
Count:	DRC - Test Assembly	
Net:	DRC - Design Integrity	
Ref-Desg.	DRC - Group Execute	
Aperture:	Violation Checklist	Ctrl+)
Layer:	DRC Include/Exclude Area	Ctrl+V
Constitution		

Select Analysis > Pad-Hole Definition to start routine

Review the "stackups" that are created by zooming in on Layer 1 And selecting the "**Seek**" button for each Padstack Type. Watch the screen jump to the next "seek"

**NOTE:** Only 1 or 2 "seeks" per padstack type should be used to determine if the default choice is correct.

Do a quick glance at each one, adjust if needed (usually not needed) then move on to the next one – don't let this process take more than a few minutes!

Pad Hole Def	inition						$\times$	
Hole Size	Plating	TopPad Size	BotPad Size	QTY	Class			If default choice requires
c10.00	P	c20.000000	c20.000000	351	V 🔽	Seek 🤷		adjustment, adjust as needed
c10.00	P	c23.000000	c23.000000	480	V 🗸	Seek		to one of the following options
c12.00	P	c30.000000	c30.000000	777	V 🔽	Seek		V = Via
c12.00	P	r122.000000x1	c30.000000	1	V 🗸	Seek		S = SMT
c12.00	P	c50.000000	c30.000000	1	V 🗸	Seek		P = Pin - Thru hole
c138.00	P	c315.000000	c315.000000	1	Р 🔽	Seek		C = Cosmetic (no real function)
c15.00	P	c35.000000	c35.000000	13	V 🔽	Seek		t = test point
c213.00	P	c330.000000	c330.000000	4	Р 🔽	Seek		T = Non-Plated Hole
c31.50	N	c3.940000	c3.940000	40	Т 🗸	Seek		F = fiducial
c37.40	N	c3.940000	c3.940000	4	Т 🗸	Seek		
c39.37	N	c20.000000	c20.000000	1	Т 🗸	Seek		Select Apply to finish routine
c39.37	Р	c70.870000	c70.870000	10		Seek 🗸 🗸		
							- -	
Apply	Cancel							

### Load DRC Check Rules (See ADIVA DRC Check User Guide for more details)

🛞 AdivaTools											
File	<u>E</u> dit	⊻iew	<u>W</u> indow	Add	Special						
N	ew			Shift	t+N						
<u>0</u>	pen	Shift	:+O								
⊆lose											
Save Shift+S											
Save <u>A</u> s											
Import DRC Rules File											
Save DRC Rules File											
C	reate (	DRC RU	ile Report								
In	nport 2	274X Ge	erber & Dri	I							
0	onvert	IPC35	6								
Ð	rint			Shift	:+P						
Pr	rint Pre	e <u>v</u> iew									
Pį	rint Sel	tup									
R	ecent I	File									
E	<u>×</u> it										

Select **File** > **Import DRC Rules** to bring in a master set of rules that you may have created.

Typically these are stored in the c:\adiva\data directory

In this case, load a file called "**95\_example.rul**" which is a basic set of IPC rules and industry standards that ADIVA supplies with all installations.

### **DRC Checks**

(See ADIVA DRC Check User Guide for more details)

	PadStack Checklist	
Check ON layers to review	Areas Whole Layer  Resolution 1/4 Mil	
Check ON checks to run	Check By Layer  Check By Layer  Outer Positive Layers  Layers  Top Circuit 1  Bottom Circuit 6  All On/Off  Annular Ring - Pin-Thru Hole 0.005  Annular Ring - Via Hole 0.005  Annular Ring - Other 0.005	All On/Off No Copper Required All On/Off No Copper Required Annular Ring - Pin-Thru Hole 0.005 Annular Ring - Via Hole 0.005 Annular Ring - Other 0.005
Values are in inches or mm 5-mil space = 0.005 value	Negative Laws         Mir On/Off         Annular Ring - Pin-Thru Hole         Annular Ring - Via Hole         Annular Ring - Other         Copper and Anti-Pad Clearance to Plated Hole         Thermal Leg Connection - Min Qty         Min Thermal Leg Connection Width         Min Thermal Leg Length	Layers
Execute to start checks	Execute Update Cancel	

ok By Layer 👻				
Inner NegPlane				
Outer Positive Layers				
Lavers				
Top Circuit 1 Sottom Cir	cuit 8			
·				
All On/Off				
Checks				
Min Trace to Trace	0.004	Min SMT to SMT	0.004	
Min Trace to Pad	0.004	Min SMT to SMT (Same Net)	0.004	
Min Trace to ViaPad	0.004	📝 Min ViaPad to ViaPad	0.004	
Min Trace to SMT	0.004	📝 Min ViaPad to SMT	0.004	
Min Trace to TestPad	0.004	📝 Min ViaPad to SMT (Same Net)	0.004	Como obcolvo do
Min Pad to Pad	0.004	📝 Min ViaPad to TestPad	0.004	Some checks do
Min Pad to Pad (Same Net)	0.004	Min TestPad to TestPad	0.004	use mils for a val
Min Pad to ViaPad	0.004	Min TestPad to SMT	0.004	
Min Pad to TestPad	0.004	Min TestPad to SMT (Same Net)	0.004	This is pixels
Min Pad to SMT	0.004	Min Back-Drill to Trace	0.012	
Min Pad to SMT (Same Net)	0.004	Min Back-Drill to Pad (any type)	0.012	
Min Copper to Fiducial	0.02	Min Trace Width	0.004	I his is degrees
Min Fiducial Barrel	0.02	Min Trace Connection Width		
Min Copper to Board Edge	0.02	Min Resist Sliver	0	
Min Trace to Non-Plated-Hole	0.02	Min Acid Trap Traces Only	3	
Min Pad (any type) to Non-Plated-Hole	0.02	Min Trace Angle	135	

### **Violation Review**

(See ADIVA DRC Check User Guide for more details)

#### The Violation Checklist appears when checks are completed

The Checklist can also be opened while checks are running by selecting its Toolbar Icon

	😑 🗉 🎉 🗗 🔎 🔎 🔎 🥙 🖑 🖑 谷 🤤 🐨 🗰 🗰 🏢 🚰 🚟 🔛												
		Vio	lations a	re displa	yed by c	oncern	level		Save violations to a file to read by	ook and raviow later			
		as	defined b	by the rar	nge setti	ng				ack and review later			
	Viol	ation Chec	klist Report							X-			
	Т							/					
		Adjust Vi	iolation Range		Violation File	./my_vio	lation_file.v	/io					
	$\mathbf{N}$			_		Save V	iolation File						
		Choose	• Violations to V	/iew		00000	IOIALIOIT THE						
		Critical		Tol	Accepted	Param	Laver	Seq	Violation Type	Comment			
		12	0	0	0	4.00000	4	34	Thermal Leg Connection - Min Qty				
		12	0	0	0	4.00000	7	36	Thermal Leg Connection - Min Qty				
	1	7	<b>V</b> 0	<b>V</b> 0	0	0.00500	2	17	Annular Ring - Via Hole				
	1	7	0	0	0	0.00500	4	18	Annular Ring - Via Hole				
	V	7	0	0	0	0.00500	7	20	Annular Ring - Via Hole				
	1	7	0	0	0	4.00000	5	35	Thermal Leg Connection - Min Qty				
	V	4	0	<b>0</b>	0	0.00500	5	19	Annular Ring - Via Hole				
1		2	0	0	0	0.00500	2	21	Annular Ring - Other				
L		2	0	0	0	0.00500	4	22	Annular Ring - Other	· ·			
	Del	ete Selecte	d Violations	Clear Accer	oted Violation F	ile							
	001	010 00:0010											
	Clo	ose Violation	n Checklist 🔸	Save Violatio	e Summary Re	port							
	Si or 152	0112/1012/001											
	~.			_									

Choose a **Violation Type** and amount to review by using **ViolSeek** on the main user interface Select Close Violation Checklist to close the dialog (violations are not lost) Copyright © 2021 – Adiva Corporation Adjusting the **Violation Range** effects violation count distribution in the **Violation Checklist**. The values listed for each range analyze how close a violation comes to the parameter to determine the category a particular violation will be placed. Changes take effect on **Update**.

For example.... given the range values shown, if a check parameter is 0.005 and the violation amount is 0.00480 - this violation amount falls within  $\frac{1}{4}$  Mil of the parameter categorizing the violation as "**Tolerance**". If the violation amount is 0.0046 - this makes the violation amount fall between  $\frac{1}{4}$  and  $\frac{1}{2}$  mil of the parameter making it a "**Concern**" violation. Anything else is deemed "**Critical**".

							🗖 Adjust Violation Ran	ge	
Violation Checkli Rep	ort						Value Within Parameter		
Adjust Violation Ray		Violation File:	/my vic	plation file v	io		Violation Type	Concern	Tolerance
Aujust Violation hai	ige						Padstack	0.0005	0.00025
<b>a</b>			Save	Violation File		ead Violation File	Circuit Violation	0.0005	0.00025
Choose Violations	to View		_	1. 1			Board Edge Violation	0.0005	0.00025
Critical Con		Accepted	Param	Layer	Seq	Vio	Soldermask Violation	0.0005	0.00025
	<b>0</b>	0	4.00000	4	34	Thermal Leg Connection	Silkscreen Violation	0.0005	0.00025
12 0	0	0	4.00000	7	36	Thermal Leg Connection	Test Assembly Violation	0.0005	0.00025
7 🔽 0	<b>V</b> 0	0	0.00500	2	17	Annular Ring - Via Hole	rest Assembly violation	0.0005	0.00025
7 🕅 0	<b></b>	0	0.00500	4	18	Annular Ring - Via Hole	Design Integrity Violation	0.0005	0.00025
7 🖸 0	<b>O</b>	0	0.00500	7	20	Annular Ring - Via Hole	Component Violation	0.0005	0.00025
7 🖸 0	<b>O</b>	0	4.00000	5	35	Thermal Leg Connection			
V 4 🕅 O	<b>0</b>	0	0.00500	5	19	Annular Ring - Via Hole			
2 0	0	0	0.00500	2	21	Annular Ring - Other		_	
	0	0	0.00500	4	22	Annular Ring - Other	Update Cancel		
Delete Selected Violation	Clear Acce	ented Violation R	ile						
		proa violation n							
Close Violation Checklist	Save Violati	on Summary Rep	port						

Violations can be **sorted** by selecting the column button above each data column. First selection sorts high to low, second sorts low to high, third sorts high to low again...

				Check	all bo	xes o	on for a violation type to <b>Delete</b> or	Save from list		
Violation Ch	necklist Report	3								
Adjust	t Violation Range ose Violations to	e View	violation File	: ./my_viol Save Vi	ation_file.v	vio P R	ead Violation File Browse			
Critical	Concer	n 🗖 Tol	Accepted	Param	Layer	Seq	Violation Type	Comment		
12	0	0 0	0	4.00000 4.00000	4 7	34 36	Thermal Leg Connection - Min Qty Thermal Leg Connection - Min Qty			
	0		0	0.00500	2 4	17 18	Annular Ring - Via Hole Annular Ring - Via Hole			
7	0	0	0	0.00500	7	20	Annular Ring - Via Hole			
7	0	0	0	4.00000	5	35	Thermal Leg Connection - Min Qty			
4	0	0	0	0.00500	5	19	Annular Ring - Via Hole			
2	0	0	0	0.00500	2	21	Annular Ring - Other Annular Ring - Other	<b>_</b>		
0     0     0.00500     4     22     Annular Ring - Other       Delete Selected Violations     Clear Accepted Violation File       Close Violation Checklist     Save Violation Summary Report										
							Emption all data contain	od in the		

Creates a text summary report of all DRC violations. These violations are itemized by violation amounts and sorted by type. Creation of the file can be either in ASCII ".txt" file format or in a comma-delimited spreadsheet-ready format. Empties all data contained in the "approved.vio" file. All **Accepted** violations are returned to the **Violation Checklist** for review or deletion.

### This column shows the checking sequence which is the order the checks were performed

Viola	ation Chee	cklist Report							
	Adjust V	iolation Range		Violation File	./my_viol	ation_file.v	/ip =	ead Violation File Browse	
	Choose	e Violations to Vi	ew				1		
	Critical	Concem	🗖 🗖 Tol	Accepted	Param	Layer	Seq	Violation Type	Comment
	30	U	U		0.00000				
	12	0	0	0	4.00000	2	33	Thermal Leg Connection - Min Qty	
	12	0	0	0	4.00000	4	34	Thermal Leg Connection - Min Qty	
	12	V 0	<b>V</b> 0	0	4.00000	7	36	Thermal Leg Connection - Min Qty	Need to Review Again
	6	0	0	1	4.00000	5	35	Thermal Leg Connection - Min Qty	Rvwd - 1 accepted
	6	0	0	1	0.00500	2	17	Annular Ring - Via Hole	Rvwd - 1 accepted
	6	0	0	1	0.00500	4	18	Annular Ring - Via Hole	Rvwd - 1 accepted
	6	0	0	1	0.00500	7	20	Annular Ring - Via Hole	Rvwd - 1 accepted
	4	0	0	0	0.00500	5	19	Annular Ring - Via Hole	
	2	0	0	0	0.00500	2	21	Annular Ring - Other	
Dele	ete Selecte ose Violatio	ed Violations	Clear Accep Save Violatio	oted Violation F n Summary Re	ile port				

**Comments** can be added to the checklist and saved to a Violation file. Enter any text and save the violation file – when the violation file is reloaded, these comments will display as they were entered



Once a Violation Type is chosen for review,

select Viol Seek to review graphically the violations selected <shift>Viol Seek progresses backward

NOTE: Worst violations are always shown first



Individual or groups of violations can also be reviewed. **ViolSeek** to the first violation type selected in the **Violation Checklist**, choose the **Select** button then click on an individual violation or window-select a group of violations to review. Notice the **ViolSeen** list shows the qty selected

Read information on the one violation selected – or - **ViolSeek** again to review the group items selected. Choose **Select** again to un-select violations.

A violation (or group of violations) can be **Accepted** which removes the violation(s) from the "violation seek" list.

The violation(s) is(are) not removed – just marked so that the violation(s) is(are) not seen. Notice the violation count shown in the Violation Checklist adjusts to a lower number while the count for the **Accepted** violation(s) increases.

An "approved.vio" file is created in the DRC project directory containing accepted violations. This file can be used in future DRC analysis to filter already approved violations from a new design.

A violation (or group of violations) can be **Fixed** which creates a file in the DRC project directory called "fix.vio".

This file is typically a collection of violations that a reviewer is interested in having someone else review or fix the violation in a CAD system.

The "fix.vio" file can be read into specific CAD systems or read back into Adiva's **Violation Checklist** to review only the violations to be "fixed".

A violation (or group of violations) can be **Deleted** removing it from the Violation Checklist results list.



#### Violations can also be saved in a format suitable for web-browser display

Select the **DRC Archive** Icon for web image creation

👝 🗉 🍕 🗗 🔎 🔎 🔎 🧶 🖑 🧄 🍚 🌫 🕼 🛄 🗰 🗰 🖉 😒 😒 🦉

#### A DRC Archive dialog will appear...



To view violations that have been archived to HTML, navigate through **Windows Explorer** finding the Adiva HTML directory (should be under the main job directory) and double-click on "**index.htm**"....

1

Z:\da\\\pads_interface_demo\pads_interface_	dem	o-HTML				
<u>File E</u> dit <u>V</u> iew F <u>a</u> vorites <u>T</u> ools <u>H</u> elp	Γ.					
🕒 Back 🔹 🕥 🚽 🎓 🤌 Search 🔊 Folders		•		/		
Folders	×	Name 🔺	S	Туре	Date Modified	
🕀 🧰 pads_interface	~	😒 adi-logo.gif	5 КВ	GIF Image		
🖃 🧰 pads_interface_demo		횐 ce86755.gif	1 KB	GIF Image		
pads_interface_demo-HTML		🥌 index.htm	2 KB	Firefox Document		
🗉 🚞 screens_editing		🔊 npnp1.gif	3 KB	GIF Image		
표 🚞 screens_gerber_in		🥑 npnp1.htm	2 KB	Firefox Document		
🗄 🚞 screens_pads_interface						

A web browser should open displaying a matrix of violations that have been archived.

Violations should be clearly described – click on one to see a graphic of the violation

🐸 DRC Design Analysis Report - Mozilla	Firefox											
<u> E</u> ile <u>E</u> dit <u>V</u> iew Hi <u>s</u> tory <u>B</u> ookmarks <u>T</u> oo	ols <u>H</u> elp											
C X 🟠 🗋 file:,	///Z:/data/pao	ds_interface_de	mo/pads	_ir.erfa	ce_demo-HTML/index.ht	n		☆・	Google		P	ABP -
📄 Most Visited 📄 Customize Links 📄 Free Ho	otmail 📄 Wi	ndows Media 🚺	🖸 Windo	ws								
DRC Design Analysis Report	+											-
	divə C	De	esig	gn . Par	<b>Analysis</b> •t No. 123_2	Arcl 3ASB	nive Rev	. AA	Last Up	odate:		
	Designe	er: Designer	r		Checked: Check	er	Orig Date					
Padstack	Circuit	Board Edge	Silk Ma	: & sk	Test & Assembly	Desi; Integ	gn rity I	Signal ntegrity	Component	Reference	Net Comp	: are
Min Non-Plated Hole to Non-Plated Hole1												

Web browser should now show a graphic of the selected violation including specific details about the violation...



### Extra DRC Outputs

divaTo	ols						
Edit	View	Window	Add	Special	Maci		
New				Shift+N	1		
Open.				Shift+O	F		
Close							
Save				Shift+S			
Save A	\s						
Import DRC Rules File							
Save DRC Rules File							
Create	DRC R	ule Report	-				
Impor	t 274X (	Gerber & D	rill				
Conve	ert IPC3	56					
	divaToo Edit New Open. Close Save Save Save Save P Create Impor Conve	divaTools Edit View New Open Close Save Save As Import DRC F Save DRC Rul Create DRC R Import 274X ( Convert IPC3	divaTools Edit View Window New Open Close Save Save Save As Import DRC Rules File Save DRC Rules File Create DRC Rule Report Import 274X Gerber & D Convert IPC356	divaTools Edit View Window Add New Open Close Save Save Save As Import DRC Rules File Save DRC Rules File Create DRC Rule Report Import 274X Gerber & Drill Convert IPC356	Import DRC Rules File       Save DRC Rules File         Save 1274X Gerber & Drill		

Select **File > Create DRC Rule Report** to create an ASCII text file documenting all of the DRC Check dialogs. In this document will be a listing of all DRC Check settings, their values and whether they are on/off.

This is useful in documenting the settings of all DRC checks for later reference.

Select **Toolkit > Design Summary Report** to receive an ASCII text file in comma-delimited (spreadsheet ready) format summarizing details about the design.



Included in this report is enough information suitable for characterizing the design including items such as board dimensions, hole counts, min spacing values, etc...

### END PADS to ADIVA Interface (Quick-Start User Guide)

Adiva Version 9.5

Document: 2/8/2021

Copyright © 2021 – Adiva Corporation